Català | Castellano

Home
Recerca: tesis
Browsing Recerca: tesis by Subject

Browsing Recerca: tesis by Subject "Hardware design language (VHDL)"

Now showing documents 1-1 of 1

Study of the theoretical bounds and practical limits of time synchronization protocols using an Ethernet FPGA platform

Nicolau Jené, Carles (Universitat Pompeu Fabra, 2011)

Now showing documents 1-1 of 1

Search

Advanced Search

Browse by:

All the e-Repositori
This Community
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Login

About the e-Repositori

Recol·lectors

Statistics

View Statistics